- 1.6 GB/s PCI Express (8-lane) interface
- 4 channels sampled simultaneously
- 14 bit vertical resolution
- Up to 125 MS/s real-time sampling rate
- Up to 2 GigaSample dual-port memory
- Continuous streaming mode
- ±100mV to ±4V input range
- Asynchronous DMA device driver
- AlazarDSO oscilloscope software
- Software Development Kit supports C/C++, C#, MATLAB and LabVIEW
- Linux driver available



Product	Bus	Operating System	Channels	Sampling Rate	Bandwidth	Memory Per Channel	Resolution
ATS9440	PCIe x8	Win XP/Vista/7, Linux 2.6+ 32bit/64 bit	4	125 MS/s to 1 KS/s	65 MHz	Up to 2 Gig in single channel mode	

Overview

ATS9440 is an 8-lane PCI Express (PCIe x8), quadchannel, high speed, 14 bit, 125 MS/s waveform digitizer card capable of streaming acquired data to PC memory at rates up to 1.6 GB/s or storing it in its deep on-board dual-port acquisition memory buffer of up to 2 Gigasamples.

Each ATS9440 board has four analog to digital converter (ADC) chips that are clocked simultaneously using a low jitter VCO to provide absolute synchronization.

SMB connectors are used to increase the I/O density on the back-panel of ATS9440.

Up to four ATS9440 boards can be configured as a Master/Slave system to create a simultaneous sampling system of up to 16 input channels.

Users can capture data from one trigger or a burst of triggers. Users can also stream very large datasets continuously to PC memory or hard disk.

ATS9440 is supplied with AlazarDSO software that lets the user get started immediately without having to go through a software development process.


Users who need to integrate the ATS9440 in their own program can purchase a software development kit, ATS-SDK for C/C++, MATLAB and VB, or ATS-VI for LabVIEW for Windows or a Linux based ATS-Linux for C/C++ and LabVIEW for Linux.

All of this advanced functionality is packaged in a low power, half-length PCI Express card.

Applications

Optical Coherence Tomography (OCT)
Ultrasonic & Eddy Current NDT/NDE
Terabyte Storage Oscilloscope
High Resolution Oscilloscope
Spectroscopy

Multi-Channel Transient Recording





PCI Express Bus Interface

ATS9440 interfaces to the host computer using an 8-lane PCI Express bus. Each lane operates at 2.5 Gbps. PCIe bus specification v1.0a and v1.1 are supported. By definition, ATS9440 is also compatible with PCI Express Gen 2.

According to PCIe specification, an 8-lane board can be plugged into any 8-lane or 16-lane slot, but not into a 4-lane or 1-lane slot. As such, ATS9440 requires at least one free 8-lane or 16-lane slot on the motherboard.

The physical and logical PCIe x8 interface is provided by an on-board FPGA, which also integrates acquisition control functions, memory management functions and acquisition datapath. This very high degree of integration maximizes product reliability.

PCI Express is a relatively new bus and, as such, throughput performance may vary from motherboard to motherboard. AlazarTech's 1.6 GB/s benchmark was done on an ASUS P6T7 motherboard based on the x58 chipset for iCore processors.

Other motherboards. such as Intel S5000PSL, produced similar results, whereas older machines such as the Dell T7400 also support 1.6 GB/s.

Users must always be wary of throughput specifications from manufacturers of waveform digitizers. Some unscrupulous manufacturers tend to specify the raw, burst-mode throughput of the bus. AlazarTech, on the other hand, specifies the benchmarked sustained throughput. To achieve such high throughput, a great deal of proprietary memory management logic and kernel mode drivers have been designed.

Analog Input

An ATS9440 features four analog input channels with extensive functionality. Each channel has up to 65 MHz of full power analog input bandwidth. Note that the bandwidth can be increased to 120 MHz by purchasing the Wideband Input Upgrade.

With software selectable attenuation, you can achieve an input voltage range of ± 100 mV to ± 4 V.

It must be noted that input impedance of both channels is fixed at 50Ω .

Software selectable AC or DC coupling further increases the signal measurement capability. Low frequency cut-off for ac-coupled input is at approximately 100 KHz.

Acquisition System

ATS9440 PCI Express digitizers use state of the art 125 MSPS, 14-bit ADCs to digitize the input signals. The real-time sampling rate ranges from 125 MS/s down to 1 KS/s for internal clock and 1 MS/s for external clock.

ATS9440 I25 MS/s 4 channel PCIe Digitizer

The four channels are guaranteed to be simultaneous, as they use a common clock.

An acquisition can consist of multiple records, with each record being captured as a result of one trigger event. A record can contain both pre-trigger and post-trigger data.

Infinite number of triggers can be captured by ATS9440, when it is operating using dual-port memory.

In between the multiple triggers being captured, the acquisition system is re-armed by the hardware within 256 sampling clock cycles.

This mode of capture, sometimes referred to as Multiple Record, is very useful for capturing data in applications with a very rapid or unpredictable trigger rate. Examples of such applications include medical imaging, ultrasonic testing, OCT and NMR spectroscopy.

On-Board Acquisition Memory

ATS9440 supports on-board memory buffers of 128 Megasamples, 1 Gigasamples and 2 Gigasamples. Note that one sample is stored as two bytes, so the 2 Gigasample model uses a 4 GB memory module.

Acquisition memory can either be divided equally between the four input channels or divided equally between any two of the four input channels or devoted entirely to one of the channels.

For example, ATS9440-128M provides 128 Megasamples of on-board memory when sampling in one-channel mode. In two-channel mode, it provides 64 Megasamples per channel of ob-board memory. And in four-channel mode, it provides 32 Megasamples per channel of on-board memory.

When operated as dual port memory, the on-board memory acts as a very deep FIFO between the Analog to Digital converters and PCI Express bus, allowing very fast sustained data transfers across the bus, even if the operating system or another motherboard resource temporarily interrupts DMA transfers.

Maximum Sustained Transfer Rate

PCI Express support on different motherboards is not always the same, resulting in significantly different sustained data transfer rates. The reasons behind these differences are complex and varied and will not be discussed here.

ATS9440 users can quickly determine the maximum sustained transfer rate for their motherboard by inserting their card in a PCIe slot and running the Tools:Benchmark:Bus tool provided in AlazarDSO software.

ATS9440, which is equipped with dual-port on-board memory, will be able to achieve this maximum sustained transfer rate.

Recommended Motherboards


Many different types of motherboards have been benchmarked by AlazarTech. The best performance is provided by motherboards that use the Intel x58 chipset and iCore 7 processors. The motherboard that has consistently given the best throughput results (as high as 1.7 GB/s) has been te ASUS P6T7.

Older motherboards, such as Intel S5000PSLSATA that use the S5000 chipset have also provided very good (1.6 GB/s) throughput.

It should be noted that some motherboards may behave unexpectedly. For example, one customer purchased a P6T6 motherboard (instead of P6T7) and found that the throughput was limited to approximately 800 MB/s because P6T6 only supports 4-lane PCI Express connection, even though it uses the same x58 chipset.

Traditional AutoDMA

In order to acquire both pre-trigger and post-trigger data in a dual-ported memory environment, users can use Traditional AutoDMA.



Data is returned to the user in buffers, where each buffer can contain from 1 to 8191 records (triggers). This number is called RecordsPerBuffer.

Users can also specify that each record should come with its own header that contains a 40-bit trigger timestamp.

A BUFFER_OVERFLOW flag is asserted if more than 512 buffers have been acquired by the acquisition system, but not transferred to host PC memory by the AutoDMA engine.


In other words, a BUFFER_OVERFLOW can occur if more than 512 triggers occur in very rapid succession, even if all the on-board memory has not been used up.

No Pre-Trigger (NPT) AutoDMA

Many ultrasonic scanning and medical imaging applications do not need any pre-trigger data: only post-trigger data is sufficient.

NPT AutoDMA is designed specifically for these applications. By only storing post-trigger data, the

memory bandwidth is optimized and the entire onboard memory acts like a very deep FIFO.



Note that a DMA is not started until RecordsPerBuffer number of records (triggers) have been acquired and written to the on-board memory.

NPT AutoDMA buffers do not include headers, so it is not possible to get trigger time-stamps.

More importantly, a BUFFER_OVERFLOW flag is asserted only if the entire on-board memory is used up. This provides a very substantial improvement over Traditional AutoDMA.


NPT AutoDMA can easily acquire data to PC host memory at the maximum sustained transfer rate of the motherboard without causing an overflow.

This is the recommended mode of operation for most ultrasonic scanning, OCT and medical imaging applications.

Continuous AutoDMA

Continuous AutoDMA is also known as data streaming mode.

In this mode, data starts streaming across the PCI bus as soon as the ATS9440 is armed for acquisition. It is important to note that triggering is disabled in this mode.



Continuous AutoDMA buffers do not include headers, so it is not possible to get trigger time-stamps.

A BUFFER_OVERFLOW flag is asserted only if the entire on-board memory is used up.

The amount of data to be captured is controlled by counting the number of buffers acquired. Acquisition is stopped by an AbortCapture command.


Continuous AutoDMA can easily acquire data to PC host memory at the maximum sustained transfer



rate of the motherboard without causing an overflow. This is the recommended mode for very long signal recording.

Triggered Streaming AutoDMA

Triggered Streaming AutoDMA is virtually the same as Continuous mode, except the data transfer across the bus is held off until a trigger event has been detected.



Triggered Streaming AutoDMA buffers do not include headers, so it is not possible to get trigger timestamps.

A BUFFER_OVERFLOW flag is asserted only if the entire on-board memory is used up.

As in Continuous mode, the amount of data to be captured is controlled by counting the number of buffers acquired. Acquisition is stopped by an AbortCapture command.

Triggered Streaming AutoDMA can easily acquire data to PC host memory at the maximum sustained transfer rate of the motherboard without causing an overflow. This is the recommended mode for RF signal recording that has to be started at a specific time, e.g. based on a GPS pulse.

Master/Slave Systems

Users can create a multi-board Master/Slave system by synchronizing up to four ATS9440 boards using an appropriate SyncBoard-9440.

SyncBoard-9440 is available as a 2x or a 4x model: the 2x model allows a 2-board Master/Slave sys-

tem whereas the 4x model allows 2, 3 or 4 board Master/Slave systems.

SyncBoard-9440 is a mezzanine board that connects to the Master/Slave connector along the top edge of the ATS9440 and sits parallel to the moth-



erboard. For additional robustness, users can secure the SyncBoard-9440 to a bracket mounted on each of the ATS9440 boards.

The Master board's clock and trigger signals are copied

ATS9440 I25 MS/s 4 channel PCIe Digitizer

by the SyncBoard-9440 and supplied to all the Slave boards. This guarantees complete synchronization between the Master board and all Slave boards.

It should be noted that SyncBoard-9440 does not use a PLL-based clock buffer, allowing the use of variable frequency clocks in Master/Slave configuration.

A Master/Slave system samples all inputs simultaneously and also triggers simultaneously on the same clock edge.

For optimal trigger accuracy, only the Master board is allowed to trigger the acquisition system.

Asynchronous DMA Driver

The various AutoDMA schemes discussed above provide hardware support for optimal data transfer. However, a corresponding high performance software mechanism is also required to make sure sustained data transfer can be achieved.

This proprietary software mechanism is called Async DMA (short for Asynchronous DMA).

A number of data buffers are posted by the application software. Once a data buffer is filled, i.e. a DMA has been completed, ATS9440 hardware generates an interrupt, causing an event message to be sent to the application so it can start consuming data. Once the data has been consumed, the application can post the data buffer back on the queue. This can go on indefinitely.

One of the great advantages of Async DMA is that almost 95% of CPU cycles are available for data processing, as all DMA arming is done on an event-driven basis.

To the best of our knowledge, no other supplier of waveform digitizers provides asynchronous software drivers. Their synchronous drivers force the CPU to manage data acquisition, thereby slowing down the overall data acquisition process.

Triggering

ATS9440 is equipped with sophisticated digital triggering options, such as programmable trigger thresholds and slope on any of the input channels or the External Trigger input.

While most oscilloscopes offer only one trigger engine, ATS9440 offers two trigger engines (called Engines X and Y).

The user can specify the number of records to capture in an acquisition, the length of each record and the amount of pre-trigger data.

A programmable trigger delay can also be set by the user. This is very useful for capturing the signal of interest in a pulse-echo application, such as ultrasound, radar, lidar etc.

External Trigger Input

The external trigger input on the ATS9440 is labeled EXT on the face plate.

By default, the input impedance of this input is 50Ω and the full scale input range is +/- 3 Volts. The trigger signal is treated as an analog signal in this situation and a high speed comparator receives the signal.

Starting with hardware version 1.2, it is also possible to trigger the ATS9440 using a TTL signal. Input impedance is apprixametly 2 $K\Omega$ in this mode.

Timebase

ATS9440 timebase can be controlled either by onboard low-jitter VCO or by optional External Clock.

On-board low-jitter VCO uses an on-board 10 MHz TCXO as a reference clock.

Optional External Clock

While the ATS9440 features low jitter VCO and a 10 MHz TCXO as the source of the timebase system, there may be occasions when digitizing has to be synchronized to an external clock source.

ATS9440 External Clock option provides an SMA input for an external clock signal, which can be a sine wave or LVTTL signal.

Input impedance for the External Clock input is fixed at 50Ω . External clock input is always ac-coupled.

There are three types of External Clock supported by ATS9440. These are described below.

Fast External Clock

A new sample is taken by the on-board ADCs for each rising edge of this External Clock signal.

In order to satisfy the clocking requirements of the ADC chips being used, Fast External Clock frequency must always be higher than 1 MHz and lower than 125 MHz.

This is the ideal clocking scheme for OCT applications

Slow External Clock

This type of clock should be used when the clock frequency is either too slow or is a burst-type clock. Both these types of clock do not satisfy the minimum clock requirements listed above for Fast External Clock.

In this mode, the ATS9440 ADCs are run at a preset internal clock frequency. The user-supplied Slow External Clock signal is then monitored for low-to-high transitions. Each time there is such a transition, a new sample is stored into the onboard memory.

It should be noted that there can be a 0 to +8 ns

sampling jitter when Slow External Clock is being used, as the internal ADC clock is not synchronized to the user-supplied clock.

10 MHz Reference Clock

It is possible to generate the sampling clock based on an external 10 MHz reference input. This is useful for RF systems that use a common 10 MHz reference clock.

ATS9440 uses an on-board low-jitter VCO to generate the 125 MHz or 100 MHz high frequency clock used by the ADC. This sampling clock can then be decimated by any integer factor, e.g. 2, 3, 4 ...

Dummy Clock Switchover

OCT applications require interfacing the ATS9440 to a variable clock frequency (called k-clock) from a swept-source laser.

In most cases, k-clock frequency can be out of specification for a short period of time, i.e. the frequency is slower than 1 MHz for a short period of time.

ATS9440 has a built-in Dummy Clock generator and a clock switchover mechanism that can be used to avoid operating the A/D chips outside of their specifications.

This unique feature of the ATS9440 can be the difference between a fully working OCT system and one that cannot provide reliable data.

Data Skipping

Data Skipping is defined as a sampling technique in which the user operates the ATS9440 at a fixed sampling frequency, but can selectively ignore some samples while storing the rest. The end result is non-uniform sampling, where the time between samples is not always the same.

This type of sampling can be very useful in some OCT applications.

AUX I/O Connectors

ATS9440 provides two AUX (Auxiliary) I/O SMB connectors that can be used to input or output various signals.

When configured as a Trigger Output, AUX connector outputs a 5 Volt TTL signal synchronous to the ATS9440 Trigger signal, allowing users to synchronize their test systems to the ATS9440 Trigger.

When combined with the Trigger Delay feature of the ATS9440, this option is ideal for ultrasonic and other pulse-echo imaging applications.

AUX connector can also be used as a Trigger Enable Input and Clock Output.



Calibration

Every ATS9440 digitizer is factory calibrated to NIST-traceable standards. To recalibrate an ATS9440, the digitizer must either be shipped back to the factory or a qualified metrology lab.

On-Board Monitoring

Adding to the reliability offered by ATS9440 are the on-board diagnostic circuits that constantly monitor over 20 different voltages, currents and temperatures. LED alarms are activated if any of the values surpasses the limits.

AlazarDSO Software

ATS9440 is supplied with the powerful AlazarDSO software that allows the user to setup the acquisition hardware and capture, display and archive the signals.

An optional Stream-To-Disk add-on module for AlazarDSO allows users to stream data to hard disk. For the fastest possible streaming, the hard disks have to be used in a RAID 0 configuration.

Users are also able to write their own Plug-In modules. A Plug-In is a DLL that is called each time AlazarDSO receives a data buffer. Many different data processing and control functions can be built into a Plug-In. Examples include Averaging, Co-Adding, controlling acquisition based on an external GPS module etc.

AlazarDSO software also includes powerful tools for benchmarking the computer bus and disk drive.

Software Development Kits

AlazarTech provides easy to use software development kits for customers who want to integrate the ATS9440 into their own software.

A Windows compatible software development kit, ATS-SDK is also offered. It allows programs written in C/C++, MATLAB and VisualBASIC to fully control the ATS9440. Sample programs are provided as source code.

A set of high performance VIs for LabVIEW 7.1 and higher, called ATS-VI, can also be purchased.

ATS-Linux

AlazarTech offers ATS9440 binary drivers for CentOS 6.3 x86_64 with kernel 2.6.32-279.5.2.el6.x86_64. These drivers are also 100% compatible with RHEL 6.3.

Also provided is a GUI application called AlazarFront-Panel that allows simple data acquisition and display.

Source code example programs are also provided, which demonstrate how to acquire data programmatically using a C compiler.

If customers want to use ATS9440 in any Linux dis-

ATS9440 I25 MS/s 4 channel PCIe Digitizer

tribution other than the one listed above, they must purchase a license for Linux driver source code and compile the driver on the target operating system. A Non-Disclosure Agreement must also be executed between the customer's organization and AlazarTech.

All such source code disclosures are made on an as-is basis with limited support from the factory.

System Requirements

Personal computer with at least one free x8 or x16 PCI Express (v1.0a, v1.1 or v2.0) slot, 2 GB RAM, 100 MB of free hard disk space, SVGA display adaptor and monitor with at least a 1024 x 768 resolution.

Power Requirements

+12V 1.2 A, typical +3.3V 1.1 A, typical

Physical

Single slot, half length PCIe card Size

(4.2 inches x 6.5 inches)

Weight 250 g

I/O Connectors

CH A, CH B, CH C, CH D TRIG IN, AUX I/O

SMB female connectors FCI K SMA female connector

Environmental

Operating temperature 0 to 55 degrees Celcius Storage temperature -20 to 70 degrees Celcius Relative humidity 5 to 95%, non-condensing

Acquisition System

Resolution 14 bits

Bandwidth (-3dB)

DC-coupled, 50Ω DC - 65 MHz, typical for all input

ranges

AC-coupled, 50Ω 100KHz - 65 MHz, typical for all

input ranges

Bandwidth flatness: \pm 1dB to 10 MHz

Number of channels 4, simultaneously sampled Maximum Sample Rate 125 MS/s single shot

Minimum Sample Rate 1 KS/s single shot for internal

clocking

Full Scale Input ranges

DC accuracy

Input coupling

50 Ω input impedance: ±100mV, ±200mV, ±400mV, ±1V, ±2V, and ±4V, software selectable

±2% of full scale in all ranges AC or DC, software selectable

 $50\Omega \pm 5\%$ Input impedance

Input protection ±4V (DC + peak AC for CH A,

CH B, CH C, CH D and EXT only without external attenuation)

Timebase System

Timebase options Internal Clock or

Comparator Type External Clock (Optional)

Internal Sample Rates 125 MS/s, 100 MS/s, 50 MS/s, 20 MS/s, 10 MS/s, 5 MS/s,

2 MS/s, 1 MS/s, 500 KS/s 200 KS/s, 100KS/s, 50 KS/s, 20 KS/s, 10 KS/s, 5 KS/s,

2 KS/s, 1 KS/s

Internal Clock accuracy ±2 ppm

Dynamic Parameters

Typical values measured on the 200 mV range of CH A of a randomly selected ATS9440. Input signal was provided by a Marconi 2018A signal generator, followed by a 9-pole, 10 MHz band-pass filter (TTE Q36T-10M-1M-50-720BMF). Input frequency was set at 9.9 MHz and output amplitude was 135 mV rms, which was approximately 95% of the full scale input. Input was averaged.

SNR 65.10 dB **SINAD** 64.25 dB THD -64.8 dB **SFDR** -63.05 dB

Note that these dynamic parameters may vary from one unit to another, with input frequency and with the full scale input range selected.

Optional ECLK (External Clock) Input

Signal Level ±100mV to ±500mV Sine wave

or 3.3V LVTTL (LVTTL for Slow

External Clock only)

Input impedance 50Ω Input coupling AC

125 MHz for Fast External Clock Maximum frequency

60 MHz for Slow External Clock

Minimum frequency 1 MHz for Fast External Clock

DC for Slow External Clock

Sampling Edge Rising

Dummy Clock Switchover

Switchover mode Only when Fast External Clock is

selected

Switchover start Upon end of each record

Programmable with 5 ns resolu-Switchover time

Data Skipping Sampling Mode

Software selectable

Maximum record length Up to 32,768 points sampled by

the fixed sampling clock

Optional 10 MHz Reference Input

Signal Level ±100mV to ±500mV Sine wave

or 3.3V LVTTL

Input impedance 500 Input Coupling AC coupled

Input Frequency $10 \text{ MHz} \pm 0.25 \text{ MHz}$ Sampling Clock Freq. 125 MHz or 100 MHz

Triggering System

Mode Edge triggering with hysteresis

> Digital comparators for internal (CH A, CH B, CH C, CH D) triggering and analog comparators for TRIG IN (External) triggering

Number of Trigger Engines 2 Trigger Engine Combination OR



Trigger Engine Source CH A, CH B, CH C, CH D, EXT,

Software or None, independently software selectable for each of the two Trigger Engines

Hysteresis $\pm 5\%$ of full scale input, typical

Trigger sensitivity $\pm 10\%$ of full scale input range.

This implies that the trigger system may not trigger reliably if the input has an amplitude less than ±10% of full scale input range

selected

Trigger level accuracy $\pm 5\%$, typical, of full scale input

range of the selected trigger

source

Bandwidth 65 MHz

Trigger Delay Software selectable from 0 to

9,999,999 sampling clock cycles

Trigger Timeout Software selectable with a 10 us resolution. Maximum settable

value is 3,600 seconds. Can also be disabled to wait indefinitely for

a trigger event

TRIG IN (External Trigger) Input

 $\begin{array}{lll} \text{Input impedance} & 50 \ \Omega \\ \text{Coupling} & \text{DC only} \\ \text{Bandwidth (-3dB)} & \text{DC - 65 MHz} \\ \text{Input range} & \pm 3 \ \text{V} \\ \end{array}$

DC accuracy $\pm 10\%$ of full scale input Input protection $\pm 5V$ (DC + peak AC without

external attenuation)

TRIG OUT Output

Connector Used AUX I/O 1
Output Signal 5 Volt TTL

Synchronization Synchronized to the ADC sam-

pling clock.

Materials Supplied

ATS9440 PCI Express Card

ATS9440 Installation Disk (on USB Flash Drive)

Certification and Compliances

CE Compliance

All specifications are subject to change without notice

ORDERING INFORMATION

ATS9440-128M	ATS9440-002
ATS9440-1G	ATS9440-003
ATS9440-2G	ATS9440-004
ATS9440: External Clock Upgrade	ATS9440-005
SyncBoard-9440 2x	ATS9440-007
SyncBoard-9440 4x	ATS9440-008
ATS9440: Wideband Input Upgrade	ATS9440-009
ATS9440-128M to 1G Upgrade	ATS9440-010
ATS9440-128M to 2G Upgrade	ATS9440-011
ATS9440-1G to 2G Upgrade	ATS9440-012
C/C++, MATLAB, VB SDK for ATS9440	ATS9440-SDK
LabVIEW VI for ATS9440	ATS9440-VI
Linux Driver Source for ATS9440	ATS9440-LIN